Recently, amorphous In-Ga-Zn-O thin-film transistors (a-IGZO TFTs) have been successfully used as the pixel switching or driving circuits in active-matrix liquid crystal displays (AM-LCD) and active-matrix organic-light-emitting-diode (AMOLED) displays. In addition to display applications, a-IGZO TFTs are also promising for the development of radio-frequency identification (RFID) tags, smart cards, and other types of flexible electronics. When a-IGZO TFTs are developed for a low-power high-frequency circuit, good electron performances, such as high field-effect mobility (μ FE ) and low subthreshold swing (S.S.) are required. Dual gate (DG) is one of the techniques to enhance the performance of a-IGZO TFTs by connecting top gate (TG) and bottom gate (BG) together to enhance the channel accumulation. For example, Lim et al. reported that the mobilities are 3.0 and 7.6 for conventional BG a-IGZO TFT and for DG a-IGZO TFT, respectively.[1] In our previous work, we have demonstrated that the effective mobility of a-IGZO TFT can be greatly improved by utilizing nano-meter dot-like doping (NDD) in a-IGZO channel region [2]. We proposed that the NDD structure lowers the potential barrier in the intrinsic a-IGZO by the neighboring high conductive regions and hence increase the field-effect mobility of TG a-IGZO TFTs from 4 to 79 cm 2 V −1 s −1 . In this work, we employ NDD in DG a-IGZO TFTs. By connecting TG and BG together, we expect to reduce the ver-
Introduction
Recently, amorphous In-Ga-Zn-O thin-film transistors (a-IGZO TFTs) have been successfully used as the pixel switching or driving circuits in active-matrix liquid crystal displays (AM-LCD) and active-matrix organic-light-emitting-diode (AMOLED) displays. In addition to display applications, a-IGZO TFTs are also promising for the development of radio-frequency identification (RFID) tags, smart cards, and other types of flexible electronics. When a-IGZO TFTs are developed for a low-power high-frequency circuit, good electron performances, such as high field-effect mobility (μ FE ) and low subthreshold swing (S.S.) are required. Dual gate (DG) is one of the techniques to enhance the performance of a-IGZO TFTs by connecting top gate (TG) and bottom gate (BG) together to enhance the channel accumulation. For example, Lim et al. reported that the mobilities are 3.0 and 7.6 for conventional BG a-IGZO TFT and for DG a-IGZO TFT, respectively.[1] In our previous work, we have demonstrated that the effective mobility of a-IGZO TFT can be greatly improved by utilizing nano-meter dot-like doping (NDD) in a-IGZO channel region [2] . We proposed that the NDD structure lowers the potential barrier in the intrinsic a-IGZO by the neighboring high conductive regions and hence increase the field-effect mobility of TG a-IGZO TFTs from 4 to 79 cm 2 V −1 s −1 . In this work, we employ NDD in DG a-IGZO TFTs. By connecting TG and BG together, we expect to reduce the vertical field in a-IGZO film and to further enhance the mobility. We successfully obtain a 1.5-times enhanced output current in DG NDD a-IGZO TFT. Taking the gate capacitance of TG NDD as the reference, the effective mobility for TG NDD a-IGZO TFT and for DG NDD IGZO TFT are 102 cm 2 V −1 s −1 and 272 cm 2 V −1 s −1 , respectively.
Device Fabrication
The fabrication of DG-NDD a-IGZO TFT is shown in Fig. 1 . The p-type heavy doped Si wafer was prepared as the bottom gate and the 100-nm-thick SiN x as the bottom gate insulator. A 50-nm-thick IGZO was deposited on SiN x by sputter at room temperature in mixture of argon and oxygen gas (Ar : O 2 = 30 : 0). Then the substrate was annealed at 400C for 1 hour in N 2 environment. A 2000 Å cross-linkable poly(4-vinyl phenol) (PVP) was spin-coated on the a-IGZO surface and then cross-linked at 200°C for 60 minutes in air to serve as the top gate insulator. The surface of PVP was made hydrophilic by exposure to UV-Ozone for 1 min before submerging the substrate into positively charged polystyrene (PS) spheres (Merck, K6-020) diluted in an ethanol solution at 1.2 wt%. The PS spheres with diameters as 200 nm were adsorbed on the PVP surface to serve as the shadow mask. A 1000 Å Al was then evaporated as top metal gate electrode. After removing the PS spheres using an adhesive tape (Scotch, 3M), the PVP at sites without Al coverage was removed by 50 W c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 9 1 1 -9 1 2 
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O 2 plasma treatment for 13 min. Then, 50 W Ar plasma was applied onto the bare IGZO channel region for 1 min to increase the conductivity. Under gate region, IGZO exhibits high-density high-conductivity dots (names as the nano-dot doping, NDD). Aside of the gate region, high-conductivity IGZO areas serve as the self-aligned source (S) and drain (D) electrodes. The gate length defines the channel length as 300 μm. The width of the IGZO active region defines the channel width as 1000 μm. Finally, aluminum pads were evaporated through a shadow mask to form the source and drain contact pads. The length between two pads is 500 μm. The scanning electron microscope (SEM) image of the DG-NDD a-IGZO TFT is also in Fig. 1 .
Results and Discussion
The electron characteristics of devices were measured by Agilent E5270B parameter analyzer in the dark. The transfer characteristics of NDD a-IGZO TFT are shown in Fig. 2 . TG represents that the gate bias is applied only on top gate electrode while the bottom gate is floated. BG represents bottom gate measurement with a floated top gate. DG represents that the gate bias is applied onto top gate and bottom gate simultaneously. It is noted that the current of DG a-IGZO TFT (I DG ) is higher than those of TG a-IGZO TFT (I TG ) and BG a-IGZO TFT (I BG ). To investigate the current of the three operation modes (TG, BG, and DG), we define a current enhancement ratio (R I ) as I DG /(I TG +I BG ). The ratio R I is plotted as a function of gate bias in Fig. 3 . When drain bias (V DS ) is small, R I is around 1, representing that the dual gate operation simply turns on top channel and bottom channel simultaneously. When V DS = 20 V, however, R I increases to be 1.5, revealing that an additional current enhancement mechanism occurs.
As aforementioned, we propose that the effective mobility of NDD a-IGZO TFT is improved due to the suppressed potential barrier of percolation transport in intrinsic a-IGZO when intrinsic a-IGZO is clapped by high conductive regions. The barrier lowering effect is presumed to be strongly dependent on lateral electric field. As a result, the reduced vertical field in DG mode may enhance the barrier lowering effect and increase the mobility. Finally, typical parameters such as threshold voltage (V TH ), effective mobility (μ eff ), subthreshold swing (S.S.), and on/off current ratio of TG, BG, and DG a-IGZO TFTs are listed in Table I . The channel length is defined by the top gate structure as 300 μm. The capacitances of top insulator and bottom insulator are 16.1 and 53.1 (nF/cm 2 ), respectively. For simplicity, we demonstrate the effective mobilities calculated by using top insulator capacitance as μ eff (TI) and using bottom insulator capacitance as μ eff (BI) . 
Conclusions
We demonstrate that the NDD a-IGZO TFT exhibits a 1.5 times current increase and a corresponding high effective mobility as 272 cm 2 V -1 s -1 by connecting the top-gate and bottom-gate together to form a dual-gate (DG) NDD a-IGZO TFT. The dual-gate enhancement effect is strongly dependent on drain bias, indicating that the enhancement effect is pronounced when lateral electric field plays an important role. For NDD a-IGZO TFT, it has been proposed that the high effective mobility (100 cm ) is due to the suppressed potential barrier in intrinsic a-IGZO. In this work, the DG operation reduces the vertical electric field, enhances the lateral field induced barrier lowering effect and hence enlarges the effective mobility of NDD a-IGZO TFT. 
